Author of the publication

A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits.

, , , , , , , and . J. Low Power Electronics, 6 (1): 44-55 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Designing Energy-Efficient Arithmetic Operators Using Inexact Computing., , , and . J. Low Power Electronics, 9 (1): 141-153 (2013)Low-Power Embedded Microprocessor Design., , , , , and . EUROMICRO, page 600-605. IEEE Computer Society, (1996)The First Quartz Electronic Watch.. PATMOS, volume 2451 of Lecture Notes in Computer Science, page 1-15. Springer, (2002)A New Paradigm for Developing Digital Systems Based on a Multi-Cellular Organization., , , , , , and . ISCAS, page 2193-2196. IEEE, (1995)Low-Power 32-bit Dual-MAC 120 µW/MHz 1.0 V icyflex1 DSP/MCU Core., , , , , , , and . J. Solid-State Circuits, 44 (7): 2055-2064 (2009)Embryonics: The Birth of Synthetic Life., , , , , , , and . Towards Evolvable Hardware, volume 1062 of Lecture Notes in Computer Science, page 166-196. Springer, (1995)Energy harvesting and power management for autonomous sensor nodes., , , , and . DAC, page 1049-1054. ACM, (2012)An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth., , , and . J. Low Power Electronics, 1 (1): 3-10 (2005)A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits., , , , , , , and . J. Low Power Electronics, 6 (1): 44-55 (2010)A Scalable and Adaptive Technique for Compensating Process Variations and Controlling Leakage and Delay in the FPGA., , and . J. Low Power Electronics, 9 (1): 1-8 (2013)