Author of the publication

A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits.

, , , , , , , and . J. Low Power Electronics, 6 (1): 44-55 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Thermal-Aware Clock Tree Design to Increase Timing Reliability of Embedded SoCs., , , , , and . IEEE Trans. on Circuits and Systems, 57-I (10): 2741-2752 (2010)Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors., , , and . DATE, page 449-453. IEEE Computer Society, (2002)On-chip process variation-tracking through an all-digital monitoring architecture., , , , and . IET Circuits, Devices & Systems, 6 (5): 366-373 (2012)Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation., , , and . IEEE Design & Test of Computers, 17 (2): 74-85 (2000)Architectures and synthesis algorithms for power-efficient businterfaces., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 19 (9): 969-980 (2000)Design Exploration of a Thermal Management Unit for Dynamic Control of Temperature-Induced Clock Skew., , , , , and . ISCAS, page 1061-1064. IEEE, (2007)Guest Editorial for the Special Section on Emerging Computational Paradigms., and . IEEE Trans. Emerging Topics Comput., 6 (3): 303-304 (2018)Stream synthesis for efficient power simulation based on spectral transforms., , , and . IEEE Trans. VLSI Syst., 9 (3): 417-426 (2001)Offline Data Profiling Techniques to Enhance Memory Compression in Embedded Systems., , and . PATMOS, volume 2451 of Lecture Notes in Computer Science, page 314-322. Springer, (2002)A Scalable Algorithmic Framework for Row-Based Power-Gating., , , , , and . DATE, page 379-384. ACM, (2008)