Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection.

D. Lin, T. Hong, Y. Li, E. S, S. Kumar, F. Fallah, N. Hakim, D. Gardner, and S. Mitra. IEEE Trans. on CAD of Integrated Circuits and Systems, 33 (10): 1573-1590 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

S. Schumann

S. Seemann

S. Wartzack

Boettinger S

S. Toro

Other publications of authors with the same name

High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters.P. Hazucha, S. Moon, G. Schrom, F. Paillet, D. Gardner, S. Rajapandian, and T. Karnik. J. Solid-State Circuits, 42 (1): 66-73 (2007)Design techniques for cross-layer resilience.N. Carter, H. Naeimi, and D. Gardner. DATE, page 1023-1028. IEEE, (2010)Concurrent autonomous self-test for uncore components in system-on-chips.Y. Li, O. Mutlu, D. Gardner, and S. Mitra. VTS, page 232-237. IEEE Computer Society, (2010)High-frequency DC-DC conversion : fact or fiction.T. Karnik, P. Hazucha, G. Schrom, F. Paillet, and D. Gardner. ISCAS, IEEE, (2006)Low Voltage Buffered Bandgap Reference.P. Hazucha, F. Paillet, S. Moon, D. Rennie, G. Schrom, D. Gardner, K. Ikeda, G. Gellman, and T. Karnik. ISQED, page 93-97. IEEE Computer Society, (2007)QED: Quick Error Detection tests for effective post-silicon validation.T. Hong, Y. Li, S. Park, D. Mui, D. Lin, Z. Kaleq, N. Hakim, H. Naeimi, D. Gardner, and S. Mitra. ITC, page 154-163. IEEE Computer Society, (2010)Overcoming post-silicon validation challenges through quick error detection (QED).D. Lin, T. Hong, Y. Li, F. Fallah, D. Gardner, N. Hakim, and S. Mitra. DATE, page 320-325. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Bug localization techniques for effective post-silicon validation.S. Mitra, D. Lin, N. Hakim, and D. Gardner. ASP-DAC, page 291. IEEE, (2012)Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection.D. Lin, T. Hong, Y. Li, E. S, S. Kumar, F. Fallah, N. Hakim, D. Gardner, and S. Mitra. IEEE Trans. on CAD of Integrated Circuits and Systems, 33 (10): 1573-1590 (2014)Overcoming Early-Life Failure and Aging for Robust Systems.Y. Li, Y. Kim, E. Mintarno, D. Gardner, and S. Mitra. IEEE Design & Test of Computers, 26 (6): 28-39 (2009)