Author of the publication

A 7b 2 GS/s Time-Interleaved SAR ADC with Time Skew Calibration Based on Current Integrating Sampler.

, , , , , and . A-SSCC, page 235-238. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.024mm2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS., , , , , , and . ISSCC, page 188-190. IEEE, (2011)26.5 A 5.5mW 6b 5GS/S 4×-lnterleaved 3b/cycle SAR ADC in 65nm CMOS., , , , and . ISSCC, page 1-3. IEEE, (2015)A continuous-time VCO-assisted VCO-based ΣΔ modulator with 76.6dB SNDR and 10MHz BW., , , , , and . ISCAS, page 373-376. IEEE, (2013)A DT 0-2 MASH ΣΔ modulator with VCO-based quantizer for enhanced linearity., , , , , and . APCCAS, page 33-36. IEEE, (2012)A 10-bit SAR ADC with two redundant decisions and splitted-MSB-cap DAC array., , , and . APCCAS, page 268-271. IEEE, (2012)Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC., , , , and . IEEE Trans. VLSI Syst., 24 (3): 1203-1207 (2016)A low-IF/zero-IF reconfigurable receiver with two-step channel selection technique for multistandard applications., , and . ISCAS (4), page 417-420. IEEE, (2004)A novel effective bandpass semi-MASH sigma-delta modulator with double-sampling mismatch-free resonator., , and . ISCAS, IEEE, (2006)High performance multirate SC circuits with predictive correlated double sampling technique., , and . ISCAS (2), page 77-80. IEEE, (1999)Experimental 1-V flexible-IF CMOS analoguebaseband chain for IEEE 802.11a/b/g WLAN receivers., , and . IET Circuits, Devices & Systems, 1 (6): 415-426 (2007)