Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/asscc/KaulAMSSAHK18
%A Kaul, Himanshu
%A Anders, Mark
%A Mathew, Sanu
%A Suresh, Vikram
%A Satpathy, Sudhir
%A Agarwal, Amit
%A Hsu, Steven
%A Krishnamurthy, Ram
%B A-SSCC
%D 2018
%I IEEE
%K dblp
%P 1-4
%T Ultra-Lightweight 548-1080 Gate 166Gbps/W-12.6Tbps/W SIMON 32/64 Cipher Accelerators for IoT in 14nm Tri-gate CMOS.
%U http://dblp.uni-trier.de/db/conf/asscc/asscc2018.html#KaulAMSSAHK18
%@ 978-1-5386-6413-1
@inproceedings{conf/asscc/KaulAMSSAHK18,
added-at = {2019-07-17T00:00:00.000+0200},
author = {Kaul, Himanshu and Anders, Mark and Mathew, Sanu and Suresh, Vikram and Satpathy, Sudhir and Agarwal, Amit and Hsu, Steven and Krishnamurthy, Ram},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/29d12bb11e20f30b4ede3820629862fbf/dblp},
booktitle = {A-SSCC},
crossref = {conf/asscc/2018},
ee = {https://doi.org/10.1109/ASSCC.2018.8579274},
interhash = {857d999a448715ae464f11bbbfdb3809},
intrahash = {9d12bb11e20f30b4ede3820629862fbf},
isbn = {978-1-5386-6413-1},
keywords = {dblp},
pages = {1-4},
publisher = {IEEE},
timestamp = {2019-09-27T18:16:25.000+0200},
title = {Ultra-Lightweight 548-1080 Gate 166Gbps/W-12.6Tbps/W SIMON 32/64 Cipher Accelerators for IoT in 14nm Tri-gate CMOS.},
url = {http://dblp.uni-trier.de/db/conf/asscc/asscc2018.html#KaulAMSSAHK18},
year = 2018
}