Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Journal Article
%1 journals/tvlsi/KasapakiSSMGS16
%A Kasapaki, Evangelia
%A Schoeberl, Martin
%A Sorensen, Rasmus Bo
%A Muller, Christoph Thomas
%A Goossens, Kees
%A Sparsø, Jens
%D 2016
%J IEEE Trans. VLSI Syst.
%K dblp
%N 2
%P 479-492
%T Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation.
%U http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi24.html#KasapakiSSMGS16
%V 24
@article{journals/tvlsi/KasapakiSSMGS16,
added-at = {2018-11-14T00:00:00.000+0100},
author = {Kasapaki, Evangelia and Schoeberl, Martin and Sorensen, Rasmus Bo and Muller, Christoph Thomas and Goossens, Kees and Sparsø, Jens},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2bac5b9f8c777c79f7619a4b4d19bbb4a/dblp},
ee = {https://www.wikidata.org/entity/Q54957382},
interhash = {4391b96ec35f2aaf25d0681d8d9c7405},
intrahash = {bac5b9f8c777c79f7619a4b4d19bbb4a},
journal = {IEEE Trans. VLSI Syst.},
keywords = {dblp},
number = 2,
pages = {479-492},
timestamp = {2019-09-27T06:53:40.000+0200},
title = {Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation.},
url = {http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi24.html#KasapakiSSMGS16},
volume = 24,
year = 2016
}