PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Castrillón, Jerónimo"

Author of the publication

copydeleteadd this publication to your clipboard
Model-based autotuning of discretization methods in numerical simulations of partial differential equations.

, , , , and . J. Comput. Sci., (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jose Juan Jeronimo Rendon University of Stuttgart

 

Other publications of authors with the same name

Software Compilation Techniques for MPSoCs., , and . Handbook of Signal Processing Systems, Springer, (2013)Application-aware spinlock control using a hardware scheduler in MPSoC platforms., , , , , , and . ISSoC, page 1-6. IEEE, (2012)GCC-Plugin for Automated Accelerator Generation and Integration on Hybrid FPGA-SoCs., , , and . CoRR, (2015)Compiling for Resilience: the Performance Gap., , , and . PARCO, volume 27 of Advances in Parallel Computing, page 721-730. IOS Press, (2015)A Hardware/Software Stack for Heterogeneous Systems., , , , , , , , , and 23 other author(s). IEEE Trans. Multi-Scale Computing Systems, 4 (3): 243-259 (2018)Compile- and run-time approaches for the selection of efficient data structures for dynamic graph analysis., , , and . Applied Network Science, (2016)Supporting Fine-grained Dataflow Parallelism in Big Data Systems., , and . PMAM@PPoPP, page 41-50. ACM, (2018)NVMain Extension for Multi-Level Cache Systems., , and . RAPIDO, page 7:1-7:6. ACM, (2018)Efficient STT-RAM last-level-cache architecture to replace DRAM cache., , and . MEMSYS, page 141-151. ACM, (2017)RTSim: A Cycle-Accurate Simulator for Racetrack Memories., , , , and . IEEE Comput. Archit. Lett., 18 (1): 43-46 (2019)