PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hameed, Fazal"

Author of the publication

copydeleteadd this publication to your clipboard
RTSim: A Cycle-Accurate Simulator for Racetrack Memories.

, , , , and . IEEE Comput. Archit. Lett., 18 (1): 43-46 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Hameed, Fazal
add a person with the name Hameed, Fazal
 

Other publications of authors with the same name

Dynamic thermal management in 3D multi-core architecture through run-time adaptation., , and . DATE, page 299-304. IEEE, (2011)Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 35 (4): 651-664 (2016)Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores., , and . DATE, page 77-82. EDA Consortium San Jose, CA, USA / ACM DL, (2013)ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0., , , , and . CoRR, (2019)Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture., , and . DAC, page 37:1-37:6. ACM, (2014)A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement., and . IEEE Trans. VLSI Syst., 27 (10): 2375-2386 (2019)Optimizing Tensor Contractions for Embedded Devices with Racetrack and DRAM Memories., , , and . ACM Trans. Embed. Comput. Syst., 19 (6): 44:1-44:26 (2020)Dynamic cache management in multi-core architectures through run-time adaptation., , and . DATE, page 485-490. IEEE, (2012)SHRIMP: Efficient Instruction Delivery with Domain Wall Memory., , , , and . ISLPED, page 1-6. IEEE, (2019)Reducing inter-core cache contention with an adaptive bank mapping policy in DRAM cache., , and . CODES+ISSS, page 1:1-1:8. IEEE, (2013)