PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Flandre, Denis"

Author of the publication

copydeleteadd this publication to your clipboard
IF MEMS filters for mobile communication.

, , , , , , , , , and . ETFA (2), page 733-736. IEEE, (2001)0-7803-7241-7.

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Denis Dertli University of Stuttgart

Pavel Denisov University of Stuttgart

Denis Ouedraogo University of Stuttgart

Denis Schwachhofer University of Stuttgart

Denis Acker University of Stuttgart

 

Other publications of authors with the same name

Harmonic distortion analysis of double gate graded-channel MOSFETs operating in saturation., , , , and . Microelectronics Journal, 39 (12): 1663-1670 (2008)Impact of Technology Scaling on Digital Subthreshold Circuits., , , and . ISVLSI, page 179-184. IEEE Computer Society, (2008)Design of an Ultra-Low-Power Multi-Stage AC/DC Voltage Rectifier and Multiplier Using a Fully-Automated and Portable Design Methodology., , and . J. Low Power Electronics, 8 (2): 197-206 (2012)ULPFA: A New Efficient Design of a Power-Aware Full Adder., , , and . IEEE Trans. on Circuits and Systems, 57-I (8): 2066-2074 (2010)Dynamic differential self-timed logic families for robust and low-power security ICs., , , and . Integration, 40 (3): 355-364 (2007)Understanding the limitations and improving the relevance of SPICE simulations in side-channel security evaluations., , , and . J. Cryptographic Engineering, 4 (3): 187-195 (2014)Robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits., , , and . ISCAS, page 1484-1487. IEEE, (2010)Low Leakage SOI CMOS Static Memory Cell With Ultra-Low Power Diode., , and . J. Solid-State Circuits, 42 (3): 689-702 (2007)Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits., , and . IEEE Trans. VLSI Syst., 26 (9): 1807-1811 (2018)A 16×16 CMOS Capacitive Biosensor Array Towards Detection of Single Bacterial Cell., , and . IEEE Trans. Biomed. Circuits and Systems, 10 (2): 364-374 (2016)