Author of the publication

A 3.8 mW/Gbps Quad-Channel 8.5-13 Gbps Serial Link With a 5 Tap DFE and a 4 Tap Transmit FFE in 28 nm CMOS.

, , , , , , , , , , , , and . J. Solid-State Circuits, 51 (4): 881-892 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 4.6GHz MDLL with -46dBc reference spur and aperture position tuning., , , , and . ISSCC, page 466-468. IEEE, (2011)Analysis of STT-RAM cell design with multiple MTJs per access., , , , , and . NANOARCH, page 53-58. IEEE Computer Society, (2011)A 32-to-48Gb/s serializing transmitter using multiphase sampling in 65nm CMOS., , and . ISSCC, page 38-39. IEEE, (2013)A 3.8 mW/Gbps Quad-Channel 8.5-13 Gbps Serial Link With a 5 Tap DFE and a 4 Tap Transmit FFE in 28 nm CMOS., , , , , , , , , and 3 other author(s). J. Solid-State Circuits, 51 (4): 881-892 (2016)A 32-48 Gb/s Serializing Transmitter Using Multiphase Serialization in 65 nm CMOS Technology., , and . J. Solid-State Circuits, 50 (3): 763-775 (2015)Scalability and design-space analysis of a 1T-1MTJ memory cell., , , , , and . NANOARCH, page 32-36. IEEE Computer Society, (2011)Design of a low-power ZigBee receiver front-end for wireless sensors., , and . Microelectronics Journal, 40 (11): 1561-1568 (2009)A 3.8 mW/Gbps quad-channel 8.5-13 Gbps serial link with a 5-tap DFE and a 4-tap transmit FFE in 28 nm CMOS., , , , , , , , , and 3 other author(s). VLSIC, page 348-. IEEE, (2015)Analysis and Design of Superharmonic Injection-Locked Multipath Ring Oscillators., and . IEEE Trans. on Circuits and Systems, 60-I (7): 1712-1725 (2013)Design and Optimization of Multipath Ring Oscillators., and . IEEE Trans. on Circuits and Systems, 58-I (10): 2332-2345 (2011)