Author of the publication

Joint Optimization of Quantization and Structured Sparsity for Compressed Deep Neural Networks.

, , , , , and . ICASSP, page 1393-1397. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration., , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (2): 194-204 (2015)Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications., , , and . ICCAD, page 78. ACM, (2016)Comprehensive Evaluation of OpenCL-Based CNN Implementations for FPGAs., , , , , and . IWANN (2), volume 10306 of Lecture Notes in Computer Science, page 271-282. Springer, (2017)Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip., , , , , , , , , and . DATE, page 854-859. ACM, (2015)A Real-Time 17-Scale Object Detection Accelerator With Adaptive 2000-Stage Classification in 65 nm CMOS., , , , , , and . IEEE Trans. on Circuits and Systems, 66-I (10): 3843-3853 (2019)A 8.93-TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity With All Parameters Stored On-Chip., , , and . ESSCIRC, page 119-122. IEEE, (2019)A real-time 17-scale object detection accelerator with adaptive 2000-stage classification in 65nm CMOS., , , , , , , , and . ISCAS, page 1-4. IEEE, (2017)ECG Authentication Neural Network Hardware Design with Collective Optimization of Low Precision and Structured Compression., , , , , , and . ISCAS, page 1-5. IEEE, (2019)A 1.06- $\mu$ W Smart ECG Processor in 65-nm CMOS for Real-Time Biometric Authentication and Personal Cardiac Monitoring., , , , , , , and . J. Solid-State Circuits, 54 (8): 2316-2326 (2019)Comprehensive Evaluation of OpenCL-based Convolutional Neural Network Accelerators in Xilinx and Altera FPGAs., , , , , and . CoRR, (2016)