Author of the publication

Performance and network power evaluation of tightly mixed SRAM NUCA for 3D Multi-core Network on Chips.

, , , , , and . ISCAS, page 1961-1964. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient Shuffle Network Architecture and Application for WiMAX LDPC Decoders., , , , and . IEEE Trans. on Circuits and Systems, 56-II (3): 215-219 (2009)VLSI Architecture of Video Post-Processing System for MPEG/H.26X., , , , and . NCM, page 1520-1525. IEEE Computer Society, (2009)A survey of memory architecture for 3D chip multi-processors., , , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 38 (5): 415-430 (2014)Performance and network power evaluation of tightly mixed SRAM NUCA for 3D Multi-core Network on Chips., , , , , and . ISCAS, page 1961-1964. IEEE, (2014)Application-level pipelining on Hierarchical NoC., , , , , , , and . ISCAS, page 3873-3876. IEEE, (2010)Decoder Design for RS-Based LDPC Codes., , , , and . IEEE Trans. on Circuits and Systems, 56-II (9): 724-728 (2009)Area-efficient reed-solomon decoder design for optical communications., , , , , and . IEEE Trans. on Circuits and Systems, 56-II (6): 469-473 (2009)An improved scaled DCT architecture., , , , and . IEEE Trans. Consumer Electronics, 55 (2): 685-689 (2009)LDPC decoder design for high rate wireless personal area networks., , , , and . IEEE Trans. Consumer Electronics, 55 (2): 455-460 (2009)An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs., , , , and . NOCS, page 49-56. IEEE, (2014)