Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A survey of memory architecture for 3D chip multi-processors.

Y. Zhang, L. Li, Z. Lu, A. Jantsch, M. Gao, H. Pan, and F. Han. Microprocessors and Microsystems - Embedded Hardware Design, 38 (5): 415-430 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shuai Zhang University of Stuttgart

Guanhua Zhang University of Stuttgart

Dr. -Ing. Jing Zhang University of Stuttgart

Jixing Zhang University of Stuttgart

Dr. Xi Zhang University of Stuttgart

Other publications of authors with the same name

Performance and power consumption analysis of memory efficient 3D network-on-chip architecture.X. Yu, L. Li, Y. Zhang, H. Pan, and S. He. ICCA, page 340-344. IEEE, (2013)An RBF neural network-based dynamic virtual network embedding algorithm.X. Zheng, Y. Zhang, H. Zhang, and Q. Xue. Concurrency and Computation: Practice and Experience, (2019)A scalable distributed memory architecture for Network on Chip.Y. Zhang, L. Li, S. Yang, L. Dong, X. Lou, and M. Gao. APCCAS, page 1260-1263. IEEE, (2008)Mass message transmission aware buffer-less packet-circuit switching router for 3D NoC.X. Yu, L. Li, Y. Zhang, H. Pan, and S. He. ICCA, page 983-986. IEEE, (2013)Exploring stacked main memory architecture for 3D GPGPUs.Y. Zhang, L. Li, A. Jantsch, Z. Lu, M. Gao, Y. Fu, and H. Pan. ASICON, page 1-4. IEEE, (2015)Lateral asynchronous and vertical synchronous 3D Network on Chip with double pumped vertical links.Y. Fu, L. Li, Y. Zhang, H. Pan, F. Han, and K. Wang. ASICON, page 1-4. IEEE, (2015)An Analysis Method for Subliminal Affective Priming Effect Based on CEEMDAN and MPE.M. Zhang, B. Hu, Y. Zhang, and X. Zheng. ChineseCSCW, volume 1042 of Communications in Computer and Information Science, page 323-334. Springer, (2019)A survey of memory architecture for 3D chip multi-processors.Y. Zhang, L. Li, Z. Lu, A. Jantsch, M. Gao, H. Pan, and F. Han. Microprocessors and Microsystems - Embedded Hardware Design, 38 (5): 415-430 (2014)Performance and network power evaluation of tightly mixed SRAM NUCA for 3D Multi-core Network on Chips.Y. Zhang, L. Li, Z. Lu, A. Jantsch, Y. Fu, and M. Gao. ISCAS, page 1961-1964. IEEE, (2014)A Multidomain Survivable Virtual Network Mapping Algorithm.X. cui Xiao, X. Zheng, and Y. Zhang. Security and Communication Networks, (2017)