PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Joshi, Rajiv"

Author of the publication

copydeleteadd this publication to your clipboard
Powering Disturb-Free Reconfigurable Computing and Tunable Analog Electronics with Dual-Port Ferroelectric FET

, , , , , , , , , , , , , , , , , and . ACS applied materials & interfaces, 15 (47): 54602-54610 (2023)
DOI: 10.1021/acsami.3c07827

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jasmin Joshi-Thompson University of Stuttgart

 

Other publications of authors with the same name

Powering Disturb-Free Reconfigurable Computing and Tunable Analog Electronics with Dual-Port Ferroelectric FET, , , , , , , , , and 8 other author(s). ACS applied materials & interfaces, 15 (47): 54602-54610 (2023)Corrections to "Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction"., and . IEEE Trans. VLSI Syst., 23 (7): 1380 (2015)Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction., , , , , , , , , and 2 other author(s). IEEE Trans. VLSI Syst., 23 (3): 534-543 (2015)Design technology co-optimization for 10 nm and beyond., and . CICC, page 1. IEEE, (2014)Design Considerations and Implementation of a High Performance Dynamic Register File., and . VLSI Design, page 526-531. IEEE Computer Society, (1999)Design Of Provably Correct Storage Arrays., , and . VLSI Design, page 196-. IEEE Computer Society, (2001)Characterizing Hadoop applications on microservers for performance and energy efficiency optimizations., , , , and . ISPASS, page 153-154. IEEE Computer Society, (2016)14nm FinFET based supply voltage boosting techniques for extreme low Vmin operation., , , , and . VLSIC, page 268-. IEEE, (2015)Estimation of gate-to-channel tunneling current in ultra-thin oxide sub-50nm double gate devices., , , , , , and . Microelectronics Journal, 38 (8-9): 931-941 (2007)Efficient analog circuit optimization using sparse regression and error margining., , , , and . ISQED, page 410-415. IEEE, (2016)