Author of the publication

A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits.

, , , , , and . IEEE Trans. VLSI Syst., 15 (9): 1051-1054 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multi-ghz Sige Bicmos Fpgas with New Architecture and Novel Power Management Techniques., , , , , , , and . Journal of Circuits, Systems, and Computers, 14 (2): 179-194 (2005)Design of a package for a high-speed processor made with yield-limited technology., , , and . Great Lakes Symposium on VLSI, page 110-113. IEEE, (1994)Reconfigurable FPGA's in the 1-20 GHz Band with HBT BiCMOS., and . Evolvable Hardware, page 188-192. IEEE Computer Society, (1999)A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration., , , , , and . IEEE Trans. VLSI Syst., 18 (6): 967-977 (2010)A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block., , , , , , , and . Microprocessors and Microsystems, 29 (2-3): 121-131 (2005)Correction to Ä 40 GS/s Time Interleaved ADC Using SiGe BiCMOS Technology"., , , , , and . J. Solid-State Circuits, 45 (10): 2210 (2010)140 Gb/s Serializer Using Clock Doublers in 90 nm SiGe Technology., , , , , and . J. Solid-State Circuits, 50 (11): 2703-2713 (2015)High-Speed Reconfigurable Circuits for Multirate Systems in SiGe HBT Technology., , , , , , , , , and . Proceedings of the IEEE, 103 (7): 1181-1196 (2015)A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC., , , , , , , , and . Integration, 38 (3): 525-540 (2005)Reconfigurable 40 GHz BiCMOS uniform delay crossbar switch for broadband and wide tuning range narrowband applications., , , , , and . IET Circuits, Devices & Systems, 5 (3): 159-169 (2011)