Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block.

C. You, J. Guo, R. Kraft, M. Chu, P. Curran, K. Zhou, B. Goda, and J. McDonald. Microprocessors and Microsystems, 29 (2-3): 121-131 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

John Nixon University of Stuttgart

F. Dörr

Isaac Henderson Johnson Jeyakumar University of Stuttgart

F. Laufer

F. Rusitschka

Other publications of authors with the same name

Multi-ghz Sige Bicmos Fpgas with New Architecture and Novel Power Management Techniques.K. Zhou, J. Guo, C. You, J. Mayega, R. Kraft, T. Zhang, J. McDonald, and B. Goda. Journal of Circuits, Systems, and Computers, 14 (2): 179-194 (2005)A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration.A. Zia, P. Jacob, J. Kim, M. Chu, R. Kraft, and J. McDonald. IEEE Trans. VLSI Syst., 18 (6): 967-977 (2010)A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC.J. Guo, C. You, K. Zhou, M. Chu, P. Curran, J. Diao, B. Goda, R. Kraft, and J. McDonald. Integration, 38 (3): 525-540 (2005)High-Speed Reconfigurable Circuits for Multirate Systems in SiGe HBT Technology.M. LeRoy, S. Raman, M. Chu, J. Kim, J. Guo, K. Zhou, C. You, R. Clarke, B. Goda, and J. McDonald. Proceedings of the IEEE, 103 (7): 1181-1196 (2015)140 Gb/s Serializer Using Clock Doublers in 90 nm SiGe Technology.R. Clarke, M. LeRoy, S. Raman, T. Neogi, R. Kraft, and J. McDonald. J. Solid-State Circuits, 50 (11): 2703-2713 (2015)Correction to Ä 40 GS/s Time Interleaved ADC Using SiGe BiCMOS Technology".M. Chu, P. Jacob, J. Kim, M. LeRoy, R. Kraft, and J. McDonald. J. Solid-State Circuits, 45 (10): 2210 (2010)Design of a package for a high-speed processor made with yield-limited technology.A. Garg, J. Loy, H. Greub, and J. McDonald. Great Lakes Symposium on VLSI, page 110-113. IEEE, (1994)Reconfigurable FPGA's in the 1-20 GHz Band with HBT BiCMOS.J. McDonald, and B. Goda. Evolvable Hardware, page 188-192. IEEE Computer Society, (1999)A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block.C. You, J. Guo, R. Kraft, M. Chu, P. Curran, K. Zhou, B. Goda, and J. McDonald. Microprocessors and Microsystems, 29 (2-3): 121-131 (2005)Reconfigurable 40 GHz BiCMOS uniform delay crossbar switch for broadband and wide tuning range narrowband applications.J. Kim, M. Chu, P. Jacob, A. Zia, R. Kraft, and J. McDonald. IET Circuits, Devices & Systems, 5 (3): 159-169 (2011)

PUMA

Disambiguation of "McDonald, John F."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block.

Please choose a person to relate this publication to

John Nixon University of Stuttgart

F. Dörr

Isaac Henderson Johnson Jeyakumar University of Stuttgart

F. Laufer

F. Rusitschka

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "McDonald, John F."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block.

Please choose a person to relate this publication to

John Nixon University of Stuttgart

F. Dörr

Isaac Henderson Johnson Jeyakumar University of Stuttgart

F. Laufer

F. Rusitschka

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block.