Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Multi-ghz Sige Bicmos Fpgas with New Architecture and Novel Power Management Techniques.

K. Zhou, J. Guo, C. You, J. Mayega, R. Kraft, T. Zhang, J. McDonald, and B. Goda. Journal of Circuits, Systems, and Computers, 14 (2): 179-194 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Russell Ngo University of Stuttgart

Russell Kajouri University of Stuttgart

P. Hommel

P. Abegglen

P. Krasteva

Other publications of authors with the same name

Carry Chains for Ultra High-Speed SiGe HBT Adders.A. Gutin, P. Jacob, M. Chu, P. Belemjian, M. LeRoy, R. Kraft, and J. McDonald. IEEE Trans. on Circuits and Systems, 58-I (9): 2201-2210 (2011)Design of BiCMOS SRAMs for high-speed SiGe applications.X. Liu, M. LeRoy, R. Clarke, M. Chu, H. Aquino, S. Raman, A. Zia, R. Kraft, and J. McDonald. IET Circuits, Devices & Systems, 8 (6): 487-498 (2014)Predicting the Performance of a 3D Processor-Memory Chip Stack.P. Jacob, O. Erdogan, A. Zia, P. Belemjian, R. Kraft, and J. McDonald. IEEE Design & Test of Computers, 22 (6): 540-547 (2005)52 Gb/s 16: 1 transmitter in 0.13 μm SiGe BiCMOS technology.Y. Yim, P. Curran, M. Chu, J. McDonald, and R. Kraft. IET Circuits, Devices & Systems, 1 (6): 427-432 (2007)A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme.K. Zhou, M. Chu, C. You, J. Guo, Channakeshav, J. Mayega, J. McDonald, R. Kraft, and B. Goda. FPGA, page 248. ACM, (2003)The 10GHz 4: 1 MUX and 1: 4 DEMUX implemented via the gigahertz SiGe FPGA.J. Guo, C. You, P. Curran, M. Chu, K. Zhou, J. Diao, A. George, R. Kraft, and J. McDonald. ACM Great Lakes Symposium on VLSI, page 141-144. ACM, (2004)Multi-ghz Sige Bicmos Fpgas with New Architecture and Novel Power Management Techniques.K. Zhou, J. Guo, C. You, J. Mayega, R. Kraft, T. Zhang, J. McDonald, and B. Goda. Journal of Circuits, Systems, and Computers, 14 (2): 179-194 (2005)A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration.A. Zia, P. Jacob, J. Kim, M. Chu, R. Kraft, and J. McDonald. IEEE Trans. VLSI Syst., 18 (6): 967-977 (2010)A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC.J. Guo, C. You, K. Zhou, M. Chu, P. Curran, J. Diao, B. Goda, R. Kraft, and J. McDonald. Integration, 38 (3): 525-540 (2005)140 Gb/s Serializer Using Clock Doublers in 90 nm SiGe Technology.R. Clarke, M. LeRoy, S. Raman, T. Neogi, R. Kraft, and J. McDonald. J. Solid-State Circuits, 50 (11): 2703-2713 (2015)