PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Gupta, Saket"

Author of the publication

copydeleteadd this publication to your clipboard
Staggered Core Activation: A circuit/architectural approach for mitigating resonant supply noise issues in multi-core multi-power domain processors.

, , , , , , and . CICC, page 1-4. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shriya Gupta University of Stuttgart

Ratnesh Kumar Gupta University of Stuttgart

 

Other publications of authors with the same name

Bitcell-Based Design of On-Chip Process Variability Monitors for Sub-28 nm Memories., , , , , and . IEEE Trans. on Circuits and Systems, 63-I (7): 1014-1022 (2016)Circuit reliability: From Physics to Architectures: Embedded tutorial paper., , , , , , and . ICCAD, page 243-246. ACM, (2012)BioinQA: metadata-based multi-document QA system for addressing the issues in biomedical domain., , and . IJDMMM, 5 (1): 37-56 (2013)Staggered Core Activation: A circuit/architectural approach for mitigating resonant supply noise issues in multi-core multi-power domain processors., , , , , , and . CICC, page 1-4. IEEE, (2012)Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations., and . IEEE Trans. VLSI Syst., 20 (11): 2104-2117 (2012)Influence of supply voltage on the multi-cell upset soft error sensitivity of dual- and triple-well 28 nm CMOS SRAMs., , , , , , , , , and . IRPS, page 2. IEEE, (2015)Variation-Aware Variable Latency Design., and . IEEE Trans. VLSI Syst., 22 (5): 1106-1117 (2014)Employing circadian rhythms to enhance power and reliability., and . ACM Trans. Design Autom. Electr. Syst., 18 (3): 38:1-38:23 (2013)Current source modeling in the presence of body bias., and . ASP-DAC, page 199-204. IEEE, (2010)BTI-aware design using variable latency units., and . ASP-DAC, page 775-780. IEEE, (2012)