Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Thermal/performance characterization of CMPs with 3D-stacked DRAMs under synergistic voltage-frequency control of cores and DRAMs.

Y. Chen, C. Yang, P. Lin, and Y. Lu. RACS, page 430-436. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mathias Jung University of Stuttgart

Hong Chen University of Stuttgart

Yi Wang University of Stuttgart

Philipp Junger

Seda Yilmaz University of Stuttgart

Other publications of authors with the same name

A New Modulo (2n+1) Multiplier for IDEA.Y. Chen, D. Duh, and Y. Han. Security and Management, page 318-324. CSREA Press, (2004)Thermal-aware task and data co-allocation for multi-processor system-on-chips with 3D-stacked memories.C. Liu, C. Wu, and Y. Chen. RACS, page 243-248. ACM, (2018)Thermal/performance characterization of CMPs with 3D-stacked DRAMs under synergistic voltage-frequency control of cores and DRAMs.Y. Chen, C. Yang, P. Lin, and Y. Lu. RACS, page 430-436. ACM, (2015)Cache leakage control mechanism for hard real-time systems.J. Chi, C. Yang, Y. Chen, and J. Chen. CASES, page 248-256. ACM, (2007)Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs.M. Tsai, Y. Chen, Y. Chen, and R. Chang. DATE, page 1-6. European Design and Automation Association, (2014)SECRET: Selective error correction for refresh energy reduction in DRAMs.C. Lin, D. Shen, Y. Chen, C. Yang, and C. Wang. ICCD, page 67-74. IEEE Computer Society, (2012)TACLC: Timing-Aware Cache Leakage Control for Hard Real-Time Systems.Y. Chen, C. Yang, J. Chi, and J. Chen. IEEE Trans. Computers, 60 (6): 767-782 (2011)Distributed memory interface synthesis for Network-on-Chips with 3D-stacked DRAMs.Y. Chen, C. Yang, and J. Chen. ICCAD, page 458-465. ACM, (2012)PM-COSYN: PE and memory co-synthesis for MPSoCs.Y. Chen, C. Yang, and P. Wang. DATE, page 1590-1595. IEEE, (2010)SECRET: A Selective Error Correction Framework for Refresh Energy Reduction in DRAMs.C. Lin, D. Shen, Y. Chen, C. Yang, and C. Wang. TACO, 12 (2): 19:19:1-19:19:24 (2015)

PUMA

Disambiguation of "Chen, Yi-Jung"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Thermal/performance characterization of CMPs with 3D-stacked DRAMs under synergistic voltage-frequency control of cores and DRAMs.

Please choose a person to relate this publication to

Mathias Jung University of Stuttgart

Hong Chen University of Stuttgart

Yi Wang University of Stuttgart

Philipp Junger

Seda Yilmaz University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Chen, Yi-Jung"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Thermal/performance characterization of CMPs with 3D-stacked DRAMs under synergistic voltage-frequency control of cores and DRAMs.

Please choose a person to relate this publication to

Mathias Jung University of Stuttgart

Hong Chen University of Stuttgart

Yi Wang University of Stuttgart

Philipp Junger

Seda Yilmaz University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Thermal/performance characterization of CMPs with 3D-stacked DRAMs under synergistic voltage-frequency control of cores and DRAMs.