Author of the publication

Loop fusion and reordering for register file optimization on stream processors.

, , , and . Journal of Systems and Software, 85 (7): 1673-1681 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Joint task assignment and cache partitioning with cache locking for WCET minimization on MPSoC., , , and . J. Parallel Distrib. Comput., 71 (11): 1473-1483 (2011)Dual partitioning multicasting for high-performance on-chip networks., , , and . J. Parallel Distrib. Comput., 74 (1): 1858-1871 (2014)Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory., , , , , , , and . IEEE Trans. VLSI Syst., 21 (7): 1271-1284 (2013)Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems., , , , , and . IEEE Trans. VLSI Syst., 23 (4): 654-663 (2015)A Unified Write Buffer Cache Management Scheme for Flash Memory., , , , , and . IEEE Trans. VLSI Syst., 22 (12): 2779-2792 (2014)Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning., , and . IEEE Trans. VLSI Syst., 23 (9): 1640-1650 (2015)Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems., , , , , and . IEEE Trans. VLSI Syst., 22 (8): 1829-1840 (2014)PRR: A low-overhead cache replacement algorithm for embedded processors., , , , and . ASP-DAC, page 35-40. IEEE, (2012)Compiler-assisted refresh minimization for volatile STT-RAM cache., , , , , and . ASP-DAC, page 273-278. IEEE, (2013)Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking., , and . IEEE Real-Time and Embedded Technology and Applications Symposium, page 35-44. IEEE Computer Society, (2009)