PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sheu, Bing J."

Author of the publication

copydeleteadd this publication to your clipboard
A mixed-signal VLSI competitive neuroprocessor for video motion detection.

, , and . VLSI Signal Processing, 6 (1): 57-66 (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

J. K\"astner

J. Schwarz

J. K\"astner

J Walter

J. Vogel

 

Other publications of authors with the same name

A Compact Neural Network Based CDMA Receiver for Multimedia Wireless Communication., , and . ICCD, page 99-103. IEEE Computer Society, (1996)A Neural Network Based VLSI Vector Quantizer for Real-Time Image Compression., , and . Data Compression Conference, page 342-351. IEEE Computer Society, (1991)An adaptive vector quantizer based on the Gold-Washing method for image compression., , and . IEEE Trans. Circuits Syst. Video Techn., 4 (2): 143-157 (1994)Image compression using self-organization networks., , and . IEEE Trans. Circuits Syst. Video Techn., 4 (5): 480-489 (1994)A Gaussian Synapse Circuit for Analog VLSI Neural Networks., , and . ISCAS, page 483-486. IEEE, (1994)Paralleled hardware annealing for optimal solutions on electronic neural networks., and . IEEE Trans. Neural Networks, 4 (4): 588-599 (1993)An investigation on local minima of a Hopfield network for optimization circuits., and . ICNN, page 45-51. IEEE, (1988)Compact VLSI Neural Network Circuit with High-Capacity Dynamic Synapses., , , and . IJCNN (4), page 214-218. IEEE Computer Society, (2000)0-7695-0619-4.Smart-pixel array processors based on optimal cellular neural networks for space sensor applications., , , and . ICCD, page 703-708. IEEE Computer Society, (1995)An MOS transistor charge model for VLSI design., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 7 (4): 520-527 (1988)