Author of the publication

Cellular pulse-coupled neural network with adaptive weights for image segmentation and its VLSI implementation.

, , , , and . Image Processing: Algorithms and Systems, volume 5298 of SPIE Proceedings, page 290-296. SPIE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CMOS image sensor with shared in-pixel amplifier and calibration facility., , and . APCCAS (2), page 93-96. IEEE, (2002)A 14 bit self-calibrating charge redistribution SAR ADC., , , , and . ISCAS, page 1038-1041. IEEE, (2012)A 335Mb/s 3.9mm2 65nm CMOS flexible MIMO detection-decoding engine achieving 4G wireless data rates., , , , , , , , , and 2 other author(s). ISSCC, page 216-218. IEEE, (2012)Developing structural constraints on connectivity for biologically embedded neural networks., and . Biological Cybernetics, 106 (3): 191-200 (2012)Analyzing the Scaling of Connectivity in Neuromorphic Hardware and in Models of Neural Networks., and . IEEE Trans. Neural Networks, 22 (6): 919-935 (2011)A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology., , , , , and . IEEE Trans. VLSI Syst., 21 (3): 566-570 (2013)OTA based 200 GΩ resistance on 700 μm2 in 180 nm CMOS for neuromorphic applications., , , , , and . CoRR, (2014)Live demonstration: Multiple-timescale plasticity in a neuromorphic system., , , and . ISCAS, page 666-670. IEEE, (2013)Replicating experimental spike and rate based neural learning in CMOS., , , and . ISCAS, page 105-108. IEEE, (2010)A database accelerator for energy-efficient query processing and optimization., , , , , , , , , and 7 other author(s). NORCAS, page 1-5. IEEE, (2016)