Author of the publication

Pulse-Width Modulation based Dot-Product Engine for Neuromorphic Computing System using Memristor Crossbar Array.

, , , , , , , , , , , , and . ISCAS, page 1-4. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Loadsa: A yield-driven top-down design method for STT-RAM array., , , and . ASP-DAC, page 291-296. IEEE, (2013)Energy efficient neural networks for big data analytics., , , , , and . DATE, page 1-2. European Design and Automation Association, (2014)Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer., , , and . DATE, page 859-864. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Cache coherence enabled adaptive refresh for volatile STT-RAM., , , , , and . DATE, page 1247-1250. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Reduction of data prevention cost and improvement of reliability in MLC NAND flash storage system., , , and . ICNC, page 259-263. IEEE, (2014)Neuromorphic computing: A SoC scaling path for the next decades., and . SoCC, page 290-291. IEEE, (2012)Low-Power Design of Emerging Memory Technologies., , , and . Handbook of Energy-Aware and Green Computing, Chapman and Hall/CRC, (2012)FlexLevel NAND Flash Storage System Design to Reduce LDPC Latency., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 36 (7): 1167-1180 (2017)TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations., , , , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 37 (10): 1985-1998 (2018)Learning Intrinsic Sparse Structures within Long Short-term Memory., , , , , , , and . CoRR, (2017)