Author of the publication

An efficient merging scheme for prescribed skew clock routing.

, and . IEEE Trans. VLSI Syst., 13 (6): 750-754 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Analytical Approach for Error PMF Characterization in Approximate Circuits., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (1): 70-83 (2019)Algorithms for non-Hanan-based optimization for VLSI interconnectunder a higher-order AWE model., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 19 (4): 446-458 (2000)EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (4): 705-718 (2019)Adaptive Quadratically Regularized Newton Method for Riemannian Optimization., , , and . SIAM J. Matrix Analysis Applications, 39 (3): 1181-1207 (2018)NextSV: a meta-caller for structural variants from low-coverage long-read sequencing data., , , and . BMC Bioinformatics, 19 (1): 180:1-180:11 (2018)STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip., , , and . NOCS, page 176-177. IEEE, (2014)Integrated placement and skew optimization for rotary clocking., , , and . DATE, page 756-761. European Design and Automation Association, Leuven, Belgium, (2006)Guest Editorial Special Section on the 2011 International Symposium on Physical Design., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 31 (2): 165-166 (2012)Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 31 (10): 1558-1571 (2012)Transient and fine-grained voltage adaptation for variation resilience in VLSI interconnects., and . ISQED, page 80-86. IEEE, (2011)