Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations.

G. Zhang, B. Li, Y. Shi, J. Hu, and U. Schlichtmann. IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (4): 705-718 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. -Ing. Li Zhang University of Stuttgart

Shuai Zhang University of Stuttgart

Guanhua Zhang University of Stuttgart

M.Sc. Yunxuan Li University of Stuttgart

Yu Li University of Stuttgart

Other publications of authors with the same name

EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations.G. Zhang, B. Li, Y. Shi, J. Hu, and U. Schlichtmann. IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (4): 705-718 (2019)Application of machine learning methods in post-silicon yield improvement.B. Yigit, G. Zhang, B. Li, Y. Shi, and U. Schlichtmann. SoCC, page 243-248. IEEE, (2017)Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.G. Zhang, B. Li, M. Hashimoto, and U. Schlichtmann. DAC, page 26:1-26:6. ACM, (2018)EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers.G. Zhang, B. Li, and U. Schlichtmann. DAC, page 60:1-60:6. ACM, (2016)Sampling-based buffer insertion for post-silicon yield improvement under process variability.G. Zhang, B. Li, and U. Schlichtmann. DATE, page 1457-1460. IEEE, (2016)EffiTest: Efficient Delay Test and Statistical Prediction for Configuring Post-silicon Tunable Buffers.G. Zhang, B. Li, and U. Schlichtmann. CoRR, (2017)Sampling-based Buffer Insertion for Post-Silicon Yield Improvement under Process Variability.G. Zhang, B. Li, and U. Schlichtmann. CoRR, (2017)PieceTimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model.G. Zhang, B. Li, and U. Schlichtmann. ICCAD, page 100. ACM, (2016)Aging-aware Lifetime Enhancement for Memristor-based Neuromorphic Computing.S. Zhang, G. Zhang, B. Li, H. Li, and U. Schlichtmann. DATE, page 1751-1756. IEEE, (2019)PieceTimer: A Holistic Timing Analysis Framework Considering Setup/Hold Time Interdependency Using A Piecewise Model.G. Zhang, B. Li, and U. Schlichtmann. CoRR, (2017)

PUMA

Disambiguation of "Zhang, Grace Li"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations.

Please choose a person to relate this publication to

Dr. -Ing. Li Zhang University of Stuttgart

Shuai Zhang University of Stuttgart

Guanhua Zhang University of Stuttgart

M.Sc. Yunxuan Li University of Stuttgart

Yu Li University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Zhang, Grace Li"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations.

Please choose a person to relate this publication to

Dr. -Ing. Li Zhang University of Stuttgart

Shuai Zhang University of Stuttgart

Guanhua Zhang University of Stuttgart

M.Sc. Yunxuan Li University of Stuttgart

Yu Li University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations.