Author of the publication

Wire Length Distribution Model Considering Core Utilization for System on Chip.

, , , , , and . ISVLSI, page 276-277. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nakashima, Hidenari
add a person with the name Nakashima, Hidenari
 

Other publications of authors with the same name

Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations., , , , , , , , , and . IEICE Transactions, 92-A (4): 990-997 (2009)Impact of Self-Heating in Wire Interconnection on Timing., , , , , , , , , and 2 other author(s). IEICE Transactions, 93-C (3): 388-392 (2010)Proposal of Metrics for SSTA Accuracy Evaluation., , , , , , and . IEICE Transactions, 90-A (4): 808-814 (2007)Circuit Performance Prediction Considering Core Utilization with Interconnect Length Distribution Model., , , and . IEICE Transactions, 88-A (12): 3358-3366 (2005)Wire Length Distribution Model Considering Core Utilization for System on Chip., , , , , and . ISVLSI, page 276-277. IEEE Computer Society, (2005)Fast Methods to Estimate Clock Jitter due to Power Supply Noise., , , , and . IEICE Transactions, 90-A (4): 741-747 (2007)ULSI Interconnect Length Distribution Model Considering Core Utilization., , , and . DATE, page 1210-1217. IEEE Computer Society, (2004)Wire Length Distribution Model for System LSI., , , , , and . IEICE Transactions, 88-A (12): 3445-3452 (2005)Evaluation of X Architecture Using Interconnect Length Distribution., , , , and . IEICE Transactions, 88-A (12): 3437-3444 (2005)An Approach for Reducing Leakage Current Variation due to Manufacturing Variability., , , , , , , , , and 2 other author(s). IEICE Transactions, 92-A (12): 3016-3023 (2009)