PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Catthoor, Francky"

Author of the publication

copydeleteadd this publication to your clipboard
Very wide register: an asymmetric register file organization for low power embedded processors.

, , , , , and . DATE, page 1066-1071. EDA Consortium, San Jose, CA, USA, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Catthoor, Francky
add a person with the name Catthoor, Francky
 

Other publications of authors with the same name

Algorithms and parallel VLSI architectures., and . Integration, 20 (1): 1-2 (1995)Guest Editors' Intoduction: The New World of Large Embedded Memories., and . IEEE Design & Test of Computers, 18 (3): 3-4 (2001)A 4.4 pJ/Access 80 MHz, 128 kbit Variability Resilient SRAM With Multi-Sized Sense Amplifier Redundancy., , , , , and . J. Solid-State Circuits, 46 (10): 2416-2430 (2011)Memory Size Reduction Through Storage Order Optimization for Embedded Parallel Multimedia Applications., , and . Parallel Computing, 23 (12): 1811-1837 (1997)Program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems., , and . IEEE Trans. Circuits Syst. Video Techn., 8 (6): 719-733 (1998)Strategy for power efficient combined task and data parallelism exploration illustrated on a QSDPCM video codec., , , and . Journal of Systems Architecture, 45 (10): 791-808 (1999)Causality Constraints for Processor Architectures with Sub-Word Parallelism., , and . DSD, page 82-89. IEEE Computer Society, (2003)An Energy Aware Design Space Exploration for VLIW AGU Model with Fine Grained Power Gating., , , , , and . DSD, page 693-700. IEEE Computer Society, (2011)Systematic Exploration of Power-Aware Scenarios for IEEE 802.11ac WLAN Systems., , , , and . DSD, page 28-35. IEEE Computer Society, (2014)8T SRAM with Mimicked Negative Bit-lines and Charge Limited Sequential sense amplifier for wireless sensor nodes., , , , , and . ESSCIRC, page 531-534. IEEE, (2011)