Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Structurally synthesized multiple input BDDs for simulation of digital circuits.

R. Ubar, D. Mironov, J. Raik, and A. Jutman. ICECS, page 451-454. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Artur Skljarow University of Stuttgart

Artur Schewior University of Stuttgart

Artur Leis University of Stuttgart

Prof. Dr. Artur Pfitzner University of Stuttgart

Other publications of authors with the same name

Asynchronous Fault Detection in IEEE P1687 Instrument Network.K. Shibin, S. Devadze, and A. Jutman. NATW, page 73-78. IEEE, (2014)Reseeding using compaction of pre-generated LFSR sub-sequences.A. Jutman, I. Aleksejev, J. Raik, and R. Ubar. ICECS, page 1290-1295. IEEE, (2008)Structurally synthesized multiple input BDDs for simulation of digital circuits.R. Ubar, D. Mironov, J. Raik, and A. Jutman. ICECS, page 451-454. IEEE, (2009)Ultra Fast Parallel Fault Analysis on Structurally Synthesized BDDs.R. Ubar, S. Devadze, J. Raik, and A. Jutman. European Test Symposium, page 131-136. IEEE Computer Society, (2007)Fault collapsing with linear complexity in digital circuits.R. Ubar, D. Mironov, J. Raik, and A. Jutman. ISCAS, page 653-656. IEEE, (2010)On coverage of timing related faults at board level.A. Jutman, I. Aleksejev, and S. Devadze. ETS, page 1-2. IEEE, (2016)A new FPGA-based Detection Method for Spurious Variations in PCBA Power Distribution Network.S. Odintsov, L. Bozzoli, C. Sio, L. Sterpone, and A. Jutman. DDECS, page 1-6. IEEE, (2019)Structurally Synthesized Multiple Input BDDs for Speeding Up Logic-Level Simulation of Digital Circuits.D. Mironov, R. Ubar, S. Devadze, J. Raik, and A. Jutman. DSD, page 658-663. IEEE Computer Society, (2010)Structural fault collapsing by superposition of BDDs for test generation in digital circuits.R. Ubar, D. Mironov, J. Raik, and A. Jutman. ISQED, page 250-257. IEEE, (2010)Timing simulation of digital circuits with binary decision diagrams.R. Ubar, A. Jutman, and Z. Peng. DATE, page 460-466. IEEE Computer Society, (2001)

PUMA

Disambiguation of "Jutman, Artur"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Structurally synthesized multiple input BDDs for simulation of digital circuits.

Please choose a person to relate this publication to

Artur Skljarow University of Stuttgart

Artur Schewior University of Stuttgart

Artur Leis University of Stuttgart

Prof. Dr. Artur Pfitzner University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Jutman, Artur"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Structurally synthesized multiple input BDDs for simulation of digital circuits.

Please choose a person to relate this publication to

Artur Skljarow University of Stuttgart

Artur Schewior University of Stuttgart

Artur Leis University of Stuttgart

Prof. Dr. Artur Pfitzner University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Structurally synthesized multiple input BDDs for simulation of digital circuits.