PUMA

Akademisches Publikationsmanagement
Publikationen sammeln, verwalten und teilen.

( en | de )

 

Disambiguierung von "Takeuchi, Ken"

Autor der Publikation

KopierenLöschenDiese Publikation zur Ablage hinzufügen
Near Threshold Voltage Word-Line Voltage Injection Self-Convergence Scheme for Local Electron Injected Asymmetric Pass Gate Transistor 6T-SRAM.

, , , und . IEEE Trans. on Circuits and Systems, 59-I (8): 1635-1643 (2012)

Bitte wählen Sie eine Person um die Publikation zuzuordnen

Um zwischen Personen mit demselben Namen zu unterscheiden, wird der akademische Grad und der Titel einer wichtigen Publikation angezeigt. Zudem lassen sich über den Button neben dem Namen einige der Person bereits zugeordnete Publikationen anzeigen.

PD Dr. Martin Kenner University of Stuttgart

Finn Kenklies University of Stuttgart

 

Weitere Publikationen von Autoren mit dem selben Namen

Over 10-times high-speed, energy efficient 3D TSV-integrated hybrid ReRAM/MLC NAND SSD by intelligent data fragmentation suppression., , , , , und . ASP-DAC, Seite 81-82. IEEE, (2013)Highly reliable solid-state drives (SSDs) with error-prediction LDPC (EP-LDPC) architecture and error-recovery scheme., , und . ASP-DAC, Seite 83-84. IEEE, (2013)LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives., , , , und . IEEE Trans. VLSI Syst., 24 (1): 115-128 (2016)Near Threshold Voltage Word-Line Voltage Injection Self-Convergence Scheme for Local Electron Injected Asymmetric Pass Gate Transistor 6T-SRAM., , , und . IEEE Trans. on Circuits and Systems, 59-I (8): 1635-1643 (2012)A 6T-SRAM With a Post-Process Electron Injection Scheme That Pinpoints and Simultaneously Repairs Disturb Fails for 57% Less Read Delay and 31% Less Read Energy., , , und . J. Solid-State Circuits, 48 (9): 2239-2249 (2013)Reset-Check-Reverse-Flag Scheme on NRAM With 50% Bit Error Rate or 35% Parity Overhead and 16% Decoding Latency Reductions for Read-Intensive Storage Class Memory., , , , , , , und . J. Solid-State Circuits, 51 (8): 1938-1951 (2016)An Inductively Powered Wireless Solid-State Drive System With Merged Error Correction of High-Speed Wireless Data Links and NAND Flash Memories., , , , , , , und . J. Solid-State Circuits, 51 (4): 1041-1050 (2016)Design Considerations for an Information Query Computer., , , , , und . Advanced Database Machine Architecture, Seite 130-167. Prentice-Hall, (1983)Heterogeneously integrated program voltage generator for 1.0V operation NAND flash with best mix & match of standard CMOS process and NAND flash process., , , und . ESSCIRC, Seite 67-70. IEEE, (2016)0.6 V operation, 26% smaller voltage ripple, 9% energy efficient boost converter with adaptively optimized comparator bias-current for ReRAM program in low power IoT embedded applications., , , , und . A-SSCC, Seite 1-4. IEEE, (2015)