PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Mangalagiri, Prasanth"

Author of the publication

copydeleteadd this publication to your clipboard
Toward Increasing FPGA Lifetime.

, , , , , , and . IEEE Trans. Dependable Sec. Comput., 5 (2): 115-127 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mangalagiri, Prasanth
add a person with the name Mangalagiri, Prasanth
 

Other publications of authors with the same name

An Automated Framework for Accelerating Numerical Algorithms on Reconfigurable Platforms Using Algorithmic/Architectural Optimization., , , , , , , , , and . IEEE Trans. Computers, 58 (12): 1654-1667 (2009)Efficient Function Evaluations with Lookup Tables for Structured Matrix Operations., , , , , , , , , and . SiPS, page 463-468. IEEE, (2007)FLAW: FPGA lifetime awareness., , , , and . DAC, page 630-635. ACM, (2006)TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platforms., , , , , , , , , and . FPL, page 68-73. IEEE, (2007)Exploiting clock skew scheduling for FPGA., , and . DATE, page 1524-1529. IEEE, (2009)Toward Increasing FPGA Lifetime., , , , , , and . IEEE Trans. Dependable Sec. Comput., 5 (2): 115-127 (2008)Thermal-aware reliability analysis for platform FPGAs., , , , and . ICCAD, page 722-727. IEEE Computer Society, (2008)Lifetime Reliability Aware Design Flow Techniques for Dual-Vdd Based Platform FPGAs., and . ISVLSI, page 61-66. IEEE Computer Society, (2009)Analog Layout Synthesis: Are We There Yet?. ISPD, page 127. ACM, (2019)A low-power phase change memory based hybrid cache architecture., , , , , , and . ACM Great Lakes Symposium on VLSI, page 395-398. ACM, (2008)