Author of the publication

SynergyFlow: An Elastic Accelerator Architecture Supporting Batch Processing of Large-Scale Deep Neural Networks.

, , , , , , and . ACM Trans. Design Autom. Electr. Syst., 24 (1): 8:1-8:27 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Performance-asymmetry-aware scheduling for Chip Multiprocessors with static core coupling., , , , and . Journal of Systems Architecture - Embedded Systems Design, 56 (10): 534-542 (2010)Orchestrator: a low-cost solution to reduce voltage emergencies for multi-threaded applications., , , and . DATE, page 208-213. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Amphisbaena: Modeling two orthogonal ways to hunt on heterogeneous many-cores., , , and . ASP-DAC, page 394-399. IEEE, (2014)Tetris: re-architecting convolutional neural network computation for machine learning accelerators., , , , and . ICCAD, page 21. ACM, (2018)SmartShuttle: Optimizing off-chip memory accesses for deep learning accelerators., , , , , , and . DATE, page 343-348. IEEE, (2018)M-IVC: Using Multiple Input Vectors to Minimize Aging-Induced Delay., , , , , and . Asian Test Symposium, page 437-442. IEEE Computer Society, (2009)BAT: Performance-Driven Crosstalk Mitigation Based on Bus-Grouping Asynchronous Transmission., , , and . IEICE Transactions, 91-C (10): 1690-1697 (2008)Orchestrator: Guarding Against Voltage Emergencies in Multithreaded Applications., , , and . IEEE Trans. VLSI Syst., 22 (12): 2476-2487 (2014)A unified online Fault Detection scheme via checking of Stability Violation., , and . DATE, page 496-501. IEEE, (2009)ACR: Enabling computation reuse for approximate computing., , , and . ASP-DAC, page 643-648. IEEE, (2016)