Author of the publication

Test Selection Based on High Level Fault Simulation for Mixed-Signal Systems.

, and . VTS, page 149-156. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient Construction of Aliasing-Free Compaction Circuitry., and . IEEE Micro, 22 (5): 82-92 (2002)Transforming Binary Code for Low-Power Embedded Processors., and . IEEE Micro, 24 (3): 21-33 (2004)Aggressive Test Power Reduction Through Test Stimuli Transformation., and . ICCD, page 542-547. IEEE Computer Society, (2003)Mobile ecosystem driven application-specific low-power control microarchitecture., and . ICCD, page 720-727. IEEE Computer Society, (2015)Microarchitectural synthesis of gracefully degradable, dynamically reconfigurable ASICs.. ICCD, page 112-117. IEEE Computer Society, (1996)Tracing the best test mix through multi-variate quality tracking., and . VTS, page 1-6. IEEE Computer Society, (2013)Register allocation for simultaneous reduction of energy and peak temperature on registers., , , and . DATE, page 20-25. IEEE, (2011)Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs., , and . DATE, page 865-869. EDA Consortium, San Jose, CA, USA, (2007)Power efficient branch prediction through early identification of branch addresses., and . CASES, page 169-178. ACM, (2006)Testability metrics for synthesis of self-testable designs and effective test plans., and . VTS, page 170-175. IEEE Computer Society, (1995)