Inproceedings,

Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs.

, , and .
DATE, page 865-869. EDA Consortium, San Jose, CA, USA, (2007)

Meta data

Tags

Users

  • @dblp

Comments and Reviews