Author of the publication

A Novel Low Power Interface Circuit Design Technique for Multiple Voltage Islands Scheme.

, , and . ISCAS, page 1401-1404. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power Gating Aware Task Scheduling in MPSoC., , , , and . IEEE Trans. VLSI Syst., 19 (10): 1801-1812 (2011)A "Near-the-Best" System-Level Design Methodology of Multi-Core H.264 Video Decoder Based on the Parallelized Multi-Core Simulator., , , , and . Journal of Circuits, Systems, and Computers, (2012)On-Chip Sensor Network for Efficient Management of Power Gating-Induced Power/Ground Noise in Multiprocessor System on Chip., , , , and . IEEE Trans. Parallel Distrib. Syst., 24 (4): 767-777 (2013)NICSLU: An Adaptive Sparse Matrix Solver for Parallel Circuit Simulation., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (2): 261-274 (2013)Storage-Less and Converter-Less Photovoltaic Energy Harvesting With Maximum Power Point Tracking for Internet of Things., , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 35 (2): 173-186 (2016)Modeling the Impact of Process Variation on Critical Charge Distribution., , , , and . SoCC, page 243-246. IEEE, (2006)FPGA and GPU implementation of large scale SpMV., , , , , , and . SASP, page 64-70. IEEE Computer Society, (2010)Modeling of PMOS NBTI Effect Considering Temperature Variation., , , , , and . ISQED, page 139-144. IEEE Computer Society, (2007)TSV-aware topology generation for 3D Clock Tree Synthesis., , , , , , and . ISQED, page 300-307. IEEE, (2013)A fault-tolerant structure for reliable multi-core systems based on hardware-software co-design., , , and . ISQED, page 191-197. IEEE, (2010)