PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Straube, Bernd"

Author of the publication

copydeleteadd this publication to your clipboard
Variation-Aware Fault Modeling.

, , , , , , and . Asian Test Symposium, page 87-93. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bernd Bertsche

Dr. rer. nat. Bernd Schulz University of Stuttgart

Bernd Peters University of Stuttgart

Apl. Prof. Dr. Bernd Flemisch University of Stuttgart

Bernd Bertsche

 

Other publications of authors with the same name

Kontrollfluss-Verifikation von Algorithmen mittels Modellprüfung., , , , and . MBMV, page 114-123. HNI-Verlagsschriften, (1998)Induction based Equivalence Check at Register Transfer Level., and . MBMV, page 37-44. VDE, (2000)Fault Tolerant Mechatronics., , and . IOLTS, page 214-218. IEEE Computer Society, (2004)Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking., , and . Electron. Notes Theor. Comput. Sci., 153 (3): 23-35 (2006)Anwendungen der Theorie unscharfer Mengen bei der Modellierung realer Systeme.. Akademie der Wissenschaften der DDR, Berlin, Germany, (1984)Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level., and . DATE, page 759. IEEE Computer Society / ACM, (2000)Fehlertoleranter Lenkwinkelgeber., , , and . GI Jahrestagung (Schwerpunkt "Sicherheit - Schutz und Zuverlässigkeit"), volume P-36 of LNI, page 139-150. GI, (2003)Semi-formal Verification of the quasi-static behavior of Mixed-Signal Circuits by SAT-based Property Checking., , , and . ISoLA (Preliminary proceedings), volume TR-2004-6 of Technical Report, page 181-187. Department of Computer Science, University of Cyprus, (2004)DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme (DFG-Project - Test and Reliability of Nano-Electronic Systems)., , , , and . it - Information Technology, 48 (5): 304- (2006)Formale Verifikation auf höheren Entwurfsebenen mittels symbolischer Traversierung unendlicher Automaten., and . MBMV, page 47-56. VDE, (2000)