Author of the publication

Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems.

, , , , , , , and . CODES+ISSS, page 22:1-22:10. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accurate personal ultraviolet dose estimation with multiple wearable sensors., , , , , , and . BSN, page 347-352. IEEE, (2016)Dynamic Machine Learning Based Matching of Nonvolatile Processor Microarchitecture to Harvested Energy Profile., , , , , and . ICCAD, page 670-675. IEEE, (2015)Design methodology of variable latency adders with multistage function speculation., , , and . ISQED, page 824-830. IEEE, (2010)A compression-based area-efficient recovery architecture for nonvolatile processors., , , , , , , and . DATE, page 1519-1524. IEEE, (2012)A New Thermal-Conscious System-Level Methodology for Energy-Efficient Processor Voltage Selection., , , , and . APCCAS, page 968-971. IEEE, (2006)Avoiding Data Inconsistency in Energy Harvesting Powered Embedded Systems., , , , , and . ACM Trans. Design Autom. Electr. Syst., 23 (3): 38:1-38:25 (2018)Lifetime-Aware Battery Allocation for Wireless Sensor Network under Cost Constraints., , , and . IEICE Transactions, 95-B (5): 1651-1660 (2012)A 3.77TOPS/W Convolutional Neural Network Processor With Priority-Driven Kernel Optimization., , , , , , , and . IEEE Trans. on Circuits and Systems, 66-II (2): 277-281 (2019)Data Backup Optimization for Nonvolatile SRAM in Energy Harvesting Sensor Nodes., , , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 36 (10): 1660-1673 (2017)Dual-threshold directed execution progress maximization for nonvolatile processors., , , and . CF, page 224-227. ACM, (2018)