Author of the publication

Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems.

, , , , , , , and . CODES+ISSS, page 22:1-22:10. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Branch Prediction directed Dynamic instruction Cache Locking for embedded systems., , , and . RTCSA, page 209-216. IEEE Computer Society, (2013)Leveling to the last mile: Near-zero-cost bit level wear leveling for PCM-based main memory., , , and . ICCD, page 16-21. IEEE Computer Society, (2014)Set variation-aware shared LLC management for CPU-GPU heterogeneous architecture., , , , , and . DATE, page 79-84. IEEE, (2018)Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor., , , , , and . DAC, page 184:1-184:6. ACM, (2015)SLC-enabled Wear Leveling for MLC PCM Considering Process Variation., , , and . DAC, page 36:1-36:6. ACM, (2014)Software assisted non-volatile register reduction for energy harvesting based cyber-physical system., , , , , and . DATE, page 567-572. ACM, (2015)Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning., , and . IEEE Trans. VLSI Syst., 23 (9): 1640-1650 (2015)Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems., , , , , and . IEEE Trans. VLSI Syst., 22 (8): 1829-1840 (2014)Shared Last-Level Cache Management and Memory Scheduling for GPGPUs with Hybrid Main Memory., , , , , and . ACM Trans. Embed. Comput. Syst., 17 (4): 77:1-77:25 (2018)Multipath Load Balancing in SDN/OSPF Hybrid Network., , , and . NPC, volume 9966 of Lecture Notes in Computer Science, page 93-100. (2016)