PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Choi, Joo-Sun"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.13-µm CMOS 6 Gb/s/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSN.

, , , , , , and . J. Solid-State Circuits, 44 (11): 3146-3162 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Kaicong Sun University of Stuttgart

Raphael Joos University of Stuttgart

Jun. -Prof. Sun Hea Hong University of Stuttgart

 

Other publications of authors with the same name

Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs., , , , , , , , , and 1 other author(s). VLSIC, page 1-2. IEEE, (2014)An Area-Efficient, Low-VDD, Highly Reliable Multi-Cell Antifuse System Fully Operative in DRAMs., , , , , , , , , and 2 other author(s). IEICE Transactions, 94-C (10): 1690-1697 (2011)A 0.13-µm CMOS 6 Gb/s/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSN., , , , , , and . J. Solid-State Circuits, 44 (11): 3146-3162 (2009)An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion., , , , , , , , , and 14 other author(s). J. Solid-State Circuits, 43 (1): 121-131 (2008)A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme., , , , , , , , , and 18 other author(s). ISSCC, page 38-40. IEEE, (2012)A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW., , , , , , , , , and 19 other author(s). ISSCC, page 498-500. IEEE, (2011)5.7 A 29nW bandgap reference circuit., , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)A 7 Gb/s/pin 1 Gbit GDDR5 SDRAM With 2.5 ns Bank to Bank Active Time and No Bank Group Restriction., , , , , , , , , and 20 other author(s). J. Solid-State Circuits, 46 (1): 107-118 (2011)Correction on Ä 5-Gb/s/pin Transceiver for DDR Memory Interface With a Crosstalk Suppression Scheme" Aug 09 2222-2232., , , , , and . J. Solid-State Circuits, 45 (2): 497 (2010)8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology., , , , , , , , , and 11 other author(s). J. Solid-State Circuits, 45 (1): 111-119 (2010)