Author of the publication

Scalability Evaluation of a Polymorphic Register File: A CG Case Study.

, , , , and . ARCS, volume 6566 of Lecture Notes in Computer Science, page 13-25. Springer, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-speed Binary Signed-Digit RNS adder with posibit and negabit encoding., , , and . VLSI-SoC, page 58-59. IEEE, (2013)On implementability of Polymorphic Register Files., , and . ReCoSoC, page 1-6. IEEE, (2012)4-D parity codes for soft error correction in aerospace applications., , and . IDT, page 104-109. IEEE, (2011)A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems., , , and . FCCM, page 65-68. IEEE Computer Society, (2010)March LA: a test for linked memory faults., , , and . ED&TC, page 627. IEEE Computer Society, (1997)The State-of-Art and Future Trends in Testing Embedded Memories., , and . MTDT, page 54-59. IEEE Computer Society, (2004)Addressing GPU On-Chip Shared Memory Bank Conflicts Using Elastic Pipeline., and . International Journal of Parallel Programming, 41 (3): 400-429 (2013)High-bandwidth Address Generation Unit., , , , and . Signal Processing Systems, 57 (1): 33-44 (2009)Welcome to ICCD 2011!, , , and . ICCD, IEEE Computer Society, (2011)Reconfigurable acceleration and dynamic partial self-reconfiguration in general purpose computing., , , , , and . FPT, page 1-8. IEEE, (2011)