Author of the publication

Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs.

, , , , , , and . DATE, page 625-630. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Leblebici, Yusuf
add a person with the name Leblebici, Yusuf
 

Other publications of authors with the same name

Load Optimization of an Inductive Power Link for Remote Powering of Biomedical Implants., , , , , , and . ISCAS, page 533-536. IEEE, (2009)Area, throughput, and energy-efficiency trade-offs in the VLSI implementation of LDPC decoders., , , , and . ISCAS, page 1772-1775. IEEE, (2011)Full-custom CMOS realization of a high-performance binary sorting engine with linear area-time complexity., , and . ISCAS (5), page 453-456. IEEE, (2003)Breaking the Power-Delay Tradeoff: Design of Low-Power High-Speed MOS Current-Mode Logic Circuits Operating with Reduced Supply Voltage., and . ISCAS, page 1871-1874. IEEE, (2007)A stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories., , , and . ASP-DAC, page 835-840. IEEE, (2009)Robust and fault-tolerant circuit design for nanometer-scale devices and single-electron transistors., and . ISCAS (3), page 685-688. IEEE, (2004)Integrating bio-sensing functions on CMOS chips., , , , , , and . APCCAS, page 548-551. IEEE, (2010)Wide-Range Dynamic Power Management in Low-Voltage Low-Power Subthreshold SCL., and . IEEE Trans. on Circuits and Systems, 59-II (12): 903-907 (2012)Structured sampling and recovery of iEEG signals., , , , and . CAMSAP, page 269-272. IEEE, (2015)Real-time hardware implementation of multi-resolution image blending., , , and . ICASSP, page 2741-2745. IEEE, (2013)