Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Comparing the Performance of a 64-bit Fully-Asynchronous Superscalar Processor versus its Synchronous Counterpart.

J. Colmenar, O. Garnica, J. Lanchares, J. Hidalgo, G. Miñana, and S. López. DSD, page 423-432. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Miñana, Guadalupe

add a person with the name Miñana, Guadalupe

Other publications of authors with the same name

Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions.J. Colmenar, O. Garnica, J. Lanchares, J. Hidalgo, G. Miñana, and S. López. Euro-Par, volume 4128 of Lecture Notes in Computer Science, page 495-505. Springer, (2006)Comparing the Performance of a 64-bit Fully-Asynchronous Superscalar Processor versus its Synchronous Counterpart.J. Colmenar, O. Garnica, J. Lanchares, J. Hidalgo, G. Miñana, and S. López. DSD, page 423-432. IEEE Computer Society, (2006)Reducing power of functional units in high-performance processors by checking instruction codes and resizing adders.G. Miñana, J. Hidalgo, J. Lanchares, J. Colmenar, O. Garnica, and S. López. IET Computers & Digital Techniques, 1 (2): 113-119 (2007)A Power-Aware Technique for Functional Units in High-Performance Processors.G. Miñana, O. Garnica, J. Hidalgo, J. Lanchares, and J. Colmenar. DSD, page 456-459. IEEE Computer Society, (2006)Memories in Complutense Campus.V. López, M. Peñas, G. Miñana, R. Caro, S. Kraemmer, M. Balmaseda, and G. Juan. A Tribute to Prof. Dr. Da Ruan, page 143-150. Springer, (2013)A Technique to Reduce Static and Dynamic Power of Functional Units in High-Performance Processors.G. Miñana, J. Hidalgo, O. Garnica, J. Lanchares, J. Colmenar, and S. López. PATMOS, volume 4148 of Lecture Notes in Computer Science, page 514-523. Springer, (2006)Power Reduction of Superscalar Processor Functional Units by Resizing Adder-Width.G. Miñana, O. Garnica, J. Hidalgo, J. Lanchares, and J. Colmenar. PATMOS, volume 3728 of Lecture Notes in Computer Science, page 40-48. Springer, (2005)

PUMA

Disambiguation of "Miñana, Guadalupe"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Comparing the Performance of a 64-bit Fully-Asynchronous Superscalar Processor versus its Synchronous Counterpart.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Miñana, Guadalupe"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Comparing the Performance of a 64-bit Fully-Asynchronous Superscalar Processor versus its Synchronous Counterpart.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Comparing the Performance of a 64-bit Fully-Asynchronous Superscalar Processor versus its Synchronous Counterpart.