Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Removal-Cost Method: An efficient voltage selection algorithm for multi-core platforms under PVT., , , and . SoCC, page 357-360. IEEE, (2009)On the Interaction between Power-Aware Computer-Aided Design Algorithms for Field-Programmable Gate Arrays., and . J. Low Power Electronics, 1 (2): 119-132 (2005)Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs)., , and . IEEE Trans. VLSI Syst., 19 (12): 2195-2208 (2011)Register File Architecture Optimization in a Coarse-Grained Reconfigurable Architecture., and . FCCM, page 35-44. IEEE Computer Society, (2005)High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs., , , , and . FPL, page 1-4. IEEE, (2014)Effective FPGA debug for high-level synthesis generated circuits., and . FPL, page 1-8. IEEE, (2014)Emulation in post-silicon validation: It's not just for functionality anymore., , , and . HLDVT, page 110-117. IEEE Computer Society, (2012)Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design., , , and . FPT, page 54-61. IEEE Computer Society, (2009)Placement and routing for FPGA architectures supporting wide shallow memories., and . FPT, page 154-161. IEEE, (2003)An FPGA architecture supporting dynamically controlled power gating., and . FPT, page 1-8. IEEE, (2010)