Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/fpt/SmithCWC09
%A Smith, Alastair M.
%A Constantinides, George A.
%A Wilton, Steven J. E.
%A Cheung, Peter Y. K.
%B FPT
%D 2009
%E Bergmann, Neil W.
%E Diessel, Oliver
%E Shannon, Lesley
%I IEEE Computer Society
%K dblp
%P 54-61
%T Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design.
%U http://dblp.uni-trier.de/db/conf/fpt/fpt2009.html#SmithCWC09
%@ 978-1-4244-4377-2
@inproceedings{conf/fpt/SmithCWC09,
added-at = {2012-11-22T00:00:00.000+0100},
author = {Smith, Alastair M. and Constantinides, George A. and Wilton, Steven J. E. and Cheung, Peter Y. K.},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2f3cc7799576f05d43d430bfcd0c9ce62/dblp},
booktitle = {FPT},
crossref = {conf/fpt/2009},
editor = {Bergmann, Neil W. and Diessel, Oliver and Shannon, Lesley},
ee = {http://dx.doi.org/10.1109/FPT.2009.5377647},
interhash = {72f4de7602899abc696ecc76e019c3a0},
intrahash = {f3cc7799576f05d43d430bfcd0c9ce62},
isbn = {978-1-4244-4377-2},
keywords = {dblp},
pages = {54-61},
publisher = {IEEE Computer Society},
timestamp = {2016-02-02T15:10:02.000+0100},
title = {Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design.},
url = {http://dblp.uni-trier.de/db/conf/fpt/fpt2009.html#SmithCWC09},
year = 2009
}