PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Yun, Won-Joo"

Author of the publication

copydeleteadd this publication to your clipboard
A 1.26mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL.

, , , and . ISCAS, page 1576-1579. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

King Cho Wong University of Stuttgart

Raphael Joos University of Stuttgart

Dr. Jung-Won Youn University of Stuttgart

 

Other publications of authors with the same name

A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface., , , , , , , , , and 6 other author(s). ISCAS, page 3861-3864. IEEE, (2010)A 7Gb/s/link non-contact memory module for multi-drop bus system using energy-equipartitioned coupled transmission line., , , , , , and . ISSCC, page 52-54. IEEE, (2012)A 4-bit 2GSamples/s parallel Flash ADC using comb-type reference ladder., , and . IEICE Electronic Express, 5 (15): 562-567 (2008)18.2 A 1.2V 20nm 307GB/s HBM DRAM with at-speed wafer-level I/O test scheme and adaptive refresh considering temperature distribution., , , , , , , , , and 11 other author(s). ISSCC, page 316-317. IEEE, (2016)A Fast-lock Synchronous Multi-phase Clock Generator based on a Time-to-digital Converter., , , , and . ISCAS, page 1-4. IEEE, (2009)A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS., , , , , , , , , and 14 other author(s). ISSCC, page 140-141. IEEE, (2009)A 1.26mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL., , , and . ISCAS, page 1576-1579. IEEE, (2013)17.7 A digital DLL with hybrid DCC using 2-step duty error extraction and 180° phase aligner for 2.67Gb/S/pin 16Gb 4-H stack DDR4 SDRAM with TSVs., , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology., , , and . IEEE Trans. VLSI Syst., 19 (9): 1718-1722 (2011)A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 282-283. IEEE, (2008)