PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Menzel, Stephan"

Author of the publication

copydeleteadd this publication to your clipboard
Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays.

, , , , and . JETC, 14 (2): 30:1-30:14 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prof. Uni. Reg. de Blumenau Uwe Menzel University of Stuttgart

Univ. -Prof. Dr. Stephan ten Brink University of Stuttgart

Phase-Equivariant Polar Coded Modulation, , , , and . Preprint, (2023)

Prof. Dr. -Ing. Karl Stephan University of Stuttgart

Dr. -Ing. Stephan Heimerl University of Stuttgart

Silke Stephan University of Stuttgart

 

Other publications of authors with the same name

A Complementary Resistive Switch-Based Crossbar Array Adder., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (1): 64-74 (2015)Memory Devices: Energy-Space-Time Tradeoffs., , , , , , , and . Proceedings of the IEEE, 98 (12): 2185-2200 (2010)Controllability of multi-level states in memristive device models using a transistor as current compliance during SET operation., , , and . IJCNN, page 1-8. IEEE, (2015)Applicability of Well-Established Memristive Models for Simulations of Resistive Switching Devices., , , and . IEEE Trans. on Circuits and Systems, 61-I (8): 2402-2410 (2014)Thermal effects on the I-V characteristics of filamentary VCM based ReRAM-cells using a nanometer-sized heater., , , , , , , and . NVMTS, page 1-5. IEEE, (2017)Kinetic Monte Carlo modeling of the charge transport in a HfO2-based ReRAM with a rough anode., , , and . NVMTS, page 1-4. IEEE, (2017)Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays., , , , and . JETC, 14 (2): 30:1-30:14 (2018)Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory., , , and . ISCAS, page 1-5. IEEE, (2019)Simulation and comparison of two sequential logic-in-memory approaches using a dynamic electrochemical metallization cell model., , , and . Microelectronics Journal, 45 (11): 1416-1428 (2014)In-memory adder functionality in 1S1R arrays., , , , and . ISCAS, page 1338-1341. IEEE, (2015)