PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Espejo-Meana, Servando"

Author of the publication

copydeleteadd this publication to your clipboard
Data Matrix Code Recognition Using the Eye-RIS Vision System.

, , , , , , and . ISCAS, page 1214. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Espejo-Meana, Servando
add a person with the name Espejo-Meana, Servando
 

Other publications of authors with the same name

Mismatch-induced tradeoffs and scalability of mixed-signal vision chips., , , and . ISCAS (5), page 93-96. IEEE, (2002)Bio-inspired analog parallel array processor chip with programmable spatio-temporal dynamics., , , , and . ISCAS (5), page 613-616. IEEE, (2002)Realization of a CNN Universal Chip in CMOS Technolgy., , and . ISCAS, page 657-659. IEEE, (1995)Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip., , , , and . DATE, page 362-366. IEEE Computer Society, (2002)Data Matrix Code Recognition Using the Eye-RIS Vision System., , , , , , and . ISCAS, page 1214. IEEE, (2007)A Programmable Imager for Very High Speed Cellular Signal Processing., , , , and . VLSI Signal Processing, 23 (2-3): 305-318 (1999)CMOS design of focal plane programmable array processors., , , , and . ESANN, page 57-62. (2001)ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs., , , , , , , and . IEEE Trans. on Circuits and Systems, 51-I (5): 851-863 (2004)A Model for VLSI Implementation of CNN Image Processing Chips Using Current-mode Techniques., , , , and . ISCAS, page 970-973. IEEE, (1993)MOST-Based Design and Scaling of Synaptic Interconnections in VLSI Analog Array Processing CNN Chips., , , , and . VLSI Signal Processing, 23 (2-3): 239-266 (1999)