Author of the publication

SMIV: A 16-nm 25-mm² SoC for IoT With Arm Cortex-A53, eFPGA, and Coherent Accelerators.

, , , , , and . IEEE J. Solid State Circuits, 57 (2): 639-650 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Marco Hillebrand University of Stuttgart

Active Gust Alleviation on a High Aspect Ratio Wing Based on High Fidelity CFD Simulations. AIAA AVIATION 2023 Forum, page 4347. American Institute of Aeronautics and Astronautics, (2023)
 

Other publications of authors with the same name

A 16nm 25mm2 SoC with a 54.5x Flexibility-Efficiency Range from Dual-Core Arm Cortex-A53 to eFPGA and Cache-Coherent Accelerators., , , , , , , , , and . VLSI Circuits, page 34-. IEEE, (2019)A Simulation Framework for Analyzing Transient Effects Due to Thermal Noise in Sub-Threshold Circuits., , , and . ACM Great Lakes Symposium on VLSI, page 45-50. ACM, (2015)A noise-immune sub-threshold circuit design based on selective use of Schmitt-trigger logic., , , , , , and . ACM Great Lakes Symposium on VLSI, page 39-44. ACM, (2012)Design of Error-Resilient Logic Gates with Reinforcement Using Implications., , , , and . ACM Great Lakes Symposium on VLSI, page 191-196. ACM, (2016)On-chip deep neural network storage with multi-level eNVM., , , , , and . DAC, page 169:1-169:6. ACM, (2018)MASR: A Modular Accelerator for Sparse RNNs., , , , , , , and . PACT, page 1-14. IEEE, (2019)A fast simulator for the analysis of sub-threshold thermal noise transients., , , and . DAC, page 56:1-56:6. ACM, (2016)MEMTI: Optimizing On-Chip Nonvolatile Storage for Visual Multitask Inference at the Edge., , , and . IEEE Micro, 39 (6): 73-81 (2019)SMIV: A 16-nm 25-mm² SoC for IoT With Arm Cortex-A53, eFPGA, and Coherent Accelerators., , , , , and . IEEE J. Solid State Circuits, 57 (2): 639-650 (2022)