PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Catthoor, Francky"

Author of the publication

copydeleteadd this publication to your clipboard
Reduction of Register File Delay Due to Process Variability in VLIW Embedded Processors.

, , , , , and . ISCAS, page 121-124. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Catthoor, Francky
add a person with the name Catthoor, Francky
 

Other publications of authors with the same name

Software metadata: Systematic characterization of the memory behaviour of dynamic applications., , , , , , , and . Journal of Systems and Software, 83 (6): 1051-1075 (2010)Optimized memory requirements for wavelet-based scalable multimedia codecs., , , , , , and . J. Embedded Computing, 1 (3): 363-380 (2005)Strategy for power efficient combined task and data parallelism exploration illustrated on a QSDPCM video codec., , , and . Journal of Systems Architecture, 45 (10): 791-808 (1999)Guest Editors' Intoduction: The New World of Large Embedded Memories., and . IEEE Design & Test of Computers, 18 (3): 3-4 (2001)Algorithms and parallel VLSI architectures., and . Integration, 20 (1): 1-2 (1995)Storage Estimation and Design Space Exploration Methodologies for the Memory Management of Signal Processing Applications., , , , , , and . Signal Processing Systems, 53 (1-2): 51-71 (2008)Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management., , , , , , , , and . VLSI Signal Processing, 21 (3): 185-194 (1999)Guest Editorial: Special Issue on Signal Processing Systems: Part II., and . VLSI Signal Processing, 34 (3): 187 (2003)Power and Speed-Efficient Code Transformation of Video Compression Algorithms for RISC Processors., , , , and . VLSI Signal Processing, 27 (1-2): 161-169 (2001)Guidance of Loop Ordering for Reduced Memory Usage in Signal Processing Applications., , , , , , and . Signal Processing Systems, 53 (3): 301-321 (2008)