Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Globally Asynchronous Locally Synchronous Simulation of NoCs on Many-Core Architectures, , and . 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), page 763-770. Piscataway, IEEE, (2016)Low power memory allocation and mapping for area-constrained systems-on-chips., , and . EURASIP J. Emb. Sys., (2017)Optimal memory selection for low power embedded systems. Präsentation, (2015)Scalable parallel simulation of networks on chip., and . NOCS, page 1-8. IEEE, (2013)Low Power Memory Allocation and Mapping for Area-Constrained Systems-on-Chips, , and . EURASIP Journal on Embedded Systems, (2016)Parallel simulation of networks on chip. Universität Stuttgart, Düren, Dissertation, (2020)Optimal memory selection for low power embedded systems., and . 2015 12th International Workshop on Intelligent Solutions in Embedded Systems (WISES), page 11-16. Piscataway, New Jersey, IEEE, (2015)Fine grained adaptive simulation with application to NoCs., and . FDL, page 1-8. IEEE, (2013)On Covering Structural Defects in NoCs by Functional Tests., , , , , , and . ATS, page 87-92. IEEE Computer Society, (2014)Multi-Layer Diagnosis for Fault-Tolerant Networks-on-Chip, , , , , and . IEEE transactions on computers, 66 (5): 848-861 (2017)