Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimal placement of vertical connections in 3D Network-on-Chip., , , , , and . Journal of Systems Architecture - Embedded Systems Design, 59 (7): 441-454 (2013)A case study on message-based discrete event simulation for Transaction Level Modeling., and . FDL, page 1-8. IEEE, (2011)A Latency, Preemption and Data Transfer Accurate Adaptive Transaction Level Model for Efficient Simulation of Pipelined Buses., and . FDL, page 37-42. IEEE, (2008)Efficient Fault Simulation of SystemC Designs., and . DSD, page 487-494. IEEE Computer Society, (2011)Power Management for High-Performance Applications on Network-on-Chip-Based Multiprocessors., and . GreenCom/iThings/CPScom, page 77-85. IEEE, (2013)Intelligent IP retrieval driven by application requirements., , , , , and . Integration, 37 (4): 253-287 (2004)A methodology to compute long-term fault resilience of NoCs under fault-tolerant routing algorithms, and . 2019 Forum for Specification and Design Languages (FDL), Piscataway, IEEE, (2019)A Machine Learning Enabled Long-Term Performance Evaluation Framework for NoCs, , and . 2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)), page 164-171. Piscataway, IEEE, (2019)Editorial introduction - Special issue on languages, models and model based design for embedded systems., and . Design Autom. for Emb. Sys., 18 (1-2): 61-62 (2014)sciPROVE: C++ Based Verification Environment for IP and SoC Design1., , and . FDL, page 617-627. ECSI, (2003)